OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.25/] [sim/] - Rev 278

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
248 tagging eco32-0.25 hellwig 3408d 00h /eco32/tags/eco32-0.25/sim/
246 simulator: renaming term -> serial hellwig 3559d 14h /eco32/trunk/sim/
244 simulator: command line options for serial lines changed hellwig 3560d 04h /eco32/trunk/sim/
243 simulator: serial lines available for other programs than xterm (e.g. gdb) hellwig 3562d 07h /eco32/trunk/sim/
203 ... and even closer to the hardware hellwig 3596d 00h /eco32/trunk/sim/
202 simulated MMU got a random index that acts like the one in hardware hellwig 3596d 03h /eco32/trunk/sim/
168 simulator got BadAccess register hellwig 3658d 09h /eco32/trunk/sim/
166 sim/mmu.c: simplified assocDelay hellwig 3661d 06h /eco32/trunk/sim/
159 console display: proper name, run-sim: more memory and two terminals hellwig 3719d 08h /eco32/trunk/sim/
91 simulator: -a sets load address for -l in command line hellwig 3779d 10h /eco32/trunk/sim/
83 simulator: individual help messages hellwig 3782d 23h /eco32/trunk/sim/
82 simulator: change command @ -> #, better help for commands hellwig 3783d 00h /eco32/trunk/sim/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3785d 04h /eco32/trunk/sim/
72 simulator: IRQ 0-3 explanation changed hellwig 3787d 07h /eco32/trunk/sim/
71 simulator: IRQ 15 explanation added hellwig 3787d 07h /eco32/trunk/sim/
25 new timing model, second timer, shutdown device hellwig 3794d 02h /eco32/trunk/sim/
24 Makefiles updated hellwig 3797d 04h /eco32/trunk/sim/
8 sim added hellwig 3808d 08h /eco32/trunk/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.