OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.26/] - Rev 87

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
87 disk: master boot made compatible with monitor hellwig 3811d 10h /eco32/tags/eco32-0.26/
86 disk: master boot made compatible with monitor hellwig 3812d 01h /eco32/tags/eco32-0.26/
85 monitor: bootstrap parameters modified hellwig 3812d 09h /eco32/tags/eco32-0.26/
84 monitor: bad address register added hellwig 3812d 16h /eco32/tags/eco32-0.26/
83 simulator: individual help messages hellwig 3813d 05h /eco32/tags/eco32-0.26/
82 simulator: change command @ -> #, better help for commands hellwig 3813d 06h /eco32/tags/eco32-0.26/
81 hardware: cpu now has a bad address register hellwig 3813d 15h /eco32/tags/eco32-0.26/
80 hwtests/xcptest now tests the bad address register too hellwig 3813d 16h /eco32/tags/eco32-0.26/
79 hwtests (kbd): second timer added hellwig 3814d 07h /eco32/tags/eco32-0.26/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3815d 09h /eco32/tags/eco32-0.26/
77 hardware: ucf file re-formatted hellwig 3816d 12h /eco32/tags/eco32-0.26/
76 AUTHORS update hellwig 3817d 04h /eco32/tags/eco32-0.26/
75 hardware: cpu now equal to port-15 hellwig 3817d 04h /eco32/tags/eco32-0.26/
74 when simulating the system include a console hellwig 3817d 09h /eco32/tags/eco32-0.26/
73 use xess monitor when simulating the system hellwig 3817d 10h /eco32/tags/eco32-0.26/
72 simulator: IRQ 0-3 explanation changed hellwig 3817d 12h /eco32/tags/eco32-0.26/
71 simulator: IRQ 15 explanation added hellwig 3817d 13h /eco32/tags/eco32-0.26/
70 hardware: two timers hellwig 3818d 05h /eco32/tags/eco32-0.26/
69 hardware: timer counts clock cycles, counter is readable hellwig 3818d 08h /eco32/tags/eco32-0.26/
68 hardware: timer now equal to port-15 hellwig 3818d 11h /eco32/tags/eco32-0.26/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.