OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.26/] [fpga/] [src/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 hardware: dsk source formatted hellwig 3797d 14h /eco32/tags/eco32-0.26/fpga/src/
120 hardware: in cpu/sregs change signal names di->din, do->dout hellwig 3797d 15h /eco32/tags/eco32-0.26/fpga/src/
119 hardware: ram now equivalent to port-15 hellwig 3798d 01h /eco32/tags/eco32-0.26/fpga/src/
118 hardware: rom now equivalent to port-15 hellwig 3798d 15h /eco32/tags/eco32-0.26/fpga/src/
117 hardware: ser now equal to port-15 hellwig 3799d 09h /eco32/tags/eco32-0.26/fpga/src/
116 hardware: kbd now equal to port-15 hellwig 3799d 10h /eco32/tags/eco32-0.26/fpga/src/
81 hardware: cpu now has a bad address register hellwig 3812d 17h /eco32/tags/eco32-0.26/fpga/src/
75 hardware: cpu now equal to port-15 hellwig 3816d 07h /eco32/tags/eco32-0.26/fpga/src/
70 hardware: two timers hellwig 3817d 07h /eco32/tags/eco32-0.26/fpga/src/
69 hardware: timer counts clock cycles, counter is readable hellwig 3817d 10h /eco32/tags/eco32-0.26/fpga/src/
68 hardware: timer now equal to port-15 hellwig 3817d 14h /eco32/tags/eco32-0.26/fpga/src/
67 fpga implementation update hellwig 3817d 17h /eco32/tags/eco32-0.26/fpga/src/
27 fpga implementation unpacked hellwig 3822d 14h /eco32/tags/eco32-0.26/fpga/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.