OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.26/] [sim/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 ... and even closer to the hardware hellwig 3623d 23h /eco32/tags/eco32-0.26/sim/
202 simulated MMU got a random index that acts like the one in hardware hellwig 3624d 02h /eco32/tags/eco32-0.26/sim/
168 simulator got BadAccess register hellwig 3686d 07h /eco32/tags/eco32-0.26/sim/
166 sim/mmu.c: simplified assocDelay hellwig 3689d 05h /eco32/tags/eco32-0.26/sim/
159 console display: proper name, run-sim: more memory and two terminals hellwig 3747d 06h /eco32/tags/eco32-0.26/sim/
91 simulator: -a sets load address for -l in command line hellwig 3807d 09h /eco32/tags/eco32-0.26/sim/
83 simulator: individual help messages hellwig 3810d 21h /eco32/tags/eco32-0.26/sim/
82 simulator: change command @ -> #, better help for commands hellwig 3810d 22h /eco32/tags/eco32-0.26/sim/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3813d 02h /eco32/tags/eco32-0.26/sim/
72 simulator: IRQ 0-3 explanation changed hellwig 3815d 05h /eco32/tags/eco32-0.26/sim/
71 simulator: IRQ 15 explanation added hellwig 3815d 05h /eco32/tags/eco32-0.26/sim/
25 new timing model, second timer, shutdown device hellwig 3822d 01h /eco32/tags/eco32-0.26/sim/
24 Makefiles updated hellwig 3825d 03h /eco32/tags/eco32-0.26/sim/
8 sim added hellwig 3836d 06h /eco32/tags/eco32-0.26/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.