OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.26/] [sim/] - Rev 272

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
270 tagging eco32-0.26 hellwig 3461d 18h /eco32/tags/eco32-0.26/sim/
251 simulator 64-bit clean, corrected thread handling, alpha values in pixels hellwig 3468d 23h /eco32/trunk/sim/
250 simulator: automatic installation of serial lines hellwig 3468d 23h /eco32/trunk/sim/
246 simulator: renaming term -> serial hellwig 3621d 05h /eco32/trunk/sim/
244 simulator: command line options for serial lines changed hellwig 3621d 18h /eco32/trunk/sim/
243 simulator: serial lines available for other programs than xterm (e.g. gdb) hellwig 3623d 21h /eco32/trunk/sim/
203 ... and even closer to the hardware hellwig 3657d 15h /eco32/trunk/sim/
202 simulated MMU got a random index that acts like the one in hardware hellwig 3657d 18h /eco32/trunk/sim/
168 simulator got BadAccess register hellwig 3719d 23h /eco32/trunk/sim/
166 sim/mmu.c: simplified assocDelay hellwig 3722d 21h /eco32/trunk/sim/
159 console display: proper name, run-sim: more memory and two terminals hellwig 3780d 22h /eco32/trunk/sim/
91 simulator: -a sets load address for -l in command line hellwig 3841d 01h /eco32/trunk/sim/
83 simulator: individual help messages hellwig 3844d 13h /eco32/trunk/sim/
82 simulator: change command @ -> #, better help for commands hellwig 3844d 14h /eco32/trunk/sim/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3846d 18h /eco32/trunk/sim/
72 simulator: IRQ 0-3 explanation changed hellwig 3848d 21h /eco32/trunk/sim/
71 simulator: IRQ 15 explanation added hellwig 3848d 21h /eco32/trunk/sim/
25 new timing model, second timer, shutdown device hellwig 3855d 17h /eco32/trunk/sim/
24 Makefiles updated hellwig 3858d 19h /eco32/trunk/sim/
8 sim added hellwig 3869d 22h /eco32/trunk/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.