OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] - Rev 310

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
310 verilated mc implementation with and without trace hellwig 3380d 00h /eco32/trunk/
309 multicycle simulation of ECO32, using Verilator hellwig 3381d 00h /eco32/trunk/
308 multicycle design, suitable for being verilated hellwig 3381d 04h /eco32/trunk/
307 several tests got duration.dat files hellwig 3381d 18h /eco32/trunk/
306 tool to show display output added hellwig 3382d 01h /eco32/trunk/
305 tool to show serial output added hellwig 3382d 02h /eco32/trunk/
304 Makefile updated hellwig 3384d 12h /eco32/trunk/
303 multicycle simulation control files added hellwig 3384d 13h /eco32/trunk/
302 tests updated hellwig 3384d 17h /eco32/trunk/
301 multicycle simulation source files added hellwig 3385d 01h /eco32/trunk/
300 memdelay experiment code looking better now hellwig 3385d 01h /eco32/trunk/
299 s3e-500 dac simulation corrected hellwig 3385d 02h /eco32/trunk/
298 xsa-xst-3 dac simulation corrected hellwig 3385d 03h /eco32/trunk/
297 memdelay experiment added hellwig 3385d 04h /eco32/trunk/
296 memspeed experiment added hellwig 3385d 16h /eco32/trunk/
295 tests for FPGA implementations hellwig 3386d 03h /eco32/trunk/
294 avoid ptrdiff_t warning in cpp, again hellwig 3387d 13h /eco32/trunk/
293 avoid ptrdiff_t warning in cpp hellwig 3387d 13h /eco32/trunk/
292 directory structure for FPGA implementations and simulations hellwig 3387d 18h /eco32/trunk/
291 avoid timing violations in DDR RAM circuit, new .bit files generated hellwig 3387d 19h /eco32/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.