OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] - Rev 79

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 hwtests (kbd): second timer added hellwig 3863d 03h /eco32/trunk/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3864d 06h /eco32/trunk/
77 hardware: ucf file re-formatted hellwig 3865d 09h /eco32/trunk/
76 AUTHORS update hellwig 3866d 00h /eco32/trunk/
75 hardware: cpu now equal to port-15 hellwig 3866d 00h /eco32/trunk/
74 when simulating the system include a console hellwig 3866d 05h /eco32/trunk/
73 use xess monitor when simulating the system hellwig 3866d 06h /eco32/trunk/
72 simulator: IRQ 0-3 explanation changed hellwig 3866d 08h /eco32/trunk/
71 simulator: IRQ 15 explanation added hellwig 3866d 09h /eco32/trunk/
70 hardware: two timers hellwig 3867d 01h /eco32/trunk/
69 hardware: timer counts clock cycles, counter is readable hellwig 3867d 04h /eco32/trunk/
68 hardware: timer now equal to port-15 hellwig 3867d 07h /eco32/trunk/
67 fpga implementation update hellwig 3867d 10h /eco32/trunk/
66 bin2exo: no S0 header any longer hellwig 3868d 04h /eco32/trunk/
65 xess monitor update hellwig 3868d 06h /eco32/trunk/
64 monitors re-organized hellwig 3868d 08h /eco32/trunk/
63 monitors re-organized hellwig 3868d 09h /eco32/trunk/
62 monitors re-organized hellwig 3868d 09h /eco32/trunk/
61 monitors re-organized hellwig 3868d 09h /eco32/trunk/
60 monitors re-organized hellwig 3868d 09h /eco32/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.