OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 disk: master boot made compatible with monitor hellwig 3755d 23h /eco32/trunk/
85 monitor: bootstrap parameters modified hellwig 3756d 07h /eco32/trunk/
84 monitor: bad address register added hellwig 3756d 14h /eco32/trunk/
83 simulator: individual help messages hellwig 3757d 03h /eco32/trunk/
82 simulator: change command @ -> #, better help for commands hellwig 3757d 04h /eco32/trunk/
81 hardware: cpu now has a bad address register hellwig 3757d 13h /eco32/trunk/
80 hwtests/xcptest now tests the bad address register too hellwig 3757d 14h /eco32/trunk/
79 hwtests (kbd): second timer added hellwig 3758d 05h /eco32/trunk/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3759d 07h /eco32/trunk/
77 hardware: ucf file re-formatted hellwig 3760d 10h /eco32/trunk/
76 AUTHORS update hellwig 3761d 02h /eco32/trunk/
75 hardware: cpu now equal to port-15 hellwig 3761d 02h /eco32/trunk/
74 when simulating the system include a console hellwig 3761d 07h /eco32/trunk/
73 use xess monitor when simulating the system hellwig 3761d 08h /eco32/trunk/
72 simulator: IRQ 0-3 explanation changed hellwig 3761d 10h /eco32/trunk/
71 simulator: IRQ 15 explanation added hellwig 3761d 11h /eco32/trunk/
70 hardware: two timers hellwig 3762d 03h /eco32/trunk/
69 hardware: timer counts clock cycles, counter is readable hellwig 3762d 06h /eco32/trunk/
68 hardware: timer now equal to port-15 hellwig 3762d 09h /eco32/trunk/
67 fpga implementation update hellwig 3762d 12h /eco32/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.