OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [mc/] [src/] [ram/] [ddr/] - Rev 291

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
291 avoid timing violations in DDR RAM circuit, new .bit files generated hellwig 3387d 04h /eco32/trunk/fpga/mc/src/ram/ddr/
290 Wishbone-compatible bus signals hellwig 3389d 05h /eco32/trunk/fpga/mc/src/ram/ddr/
288 new directory structure within fpga hellwig 3390d 02h /eco32/trunk/fpga/mc/src/ram/ddr/
219 organizing hardware hellwig 3713d 12h /eco32/trunk/fpga/mc/src/ram/ddr/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.