OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [sim/] - Rev 300

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
285 simulator: 30 bit physical addresses hellwig 3397d 18h /eco32/trunk/sim/
276 simulator: show last interrupt number in decimal hellwig 3521d 07h /eco32/trunk/sim/
275 simulator got trace buffer hellwig 3521d 08h /eco32/trunk/sim/
251 simulator 64-bit clean, corrected thread handling, alpha values in pixels hellwig 3539d 09h /eco32/trunk/sim/
250 simulator: automatic installation of serial lines hellwig 3539d 09h /eco32/trunk/sim/
246 simulator: renaming term -> serial hellwig 3691d 15h /eco32/trunk/sim/
244 simulator: command line options for serial lines changed hellwig 3692d 04h /eco32/trunk/sim/
243 simulator: serial lines available for other programs than xterm (e.g. gdb) hellwig 3694d 07h /eco32/trunk/sim/
203 ... and even closer to the hardware hellwig 3728d 01h /eco32/trunk/sim/
202 simulated MMU got a random index that acts like the one in hardware hellwig 3728d 04h /eco32/trunk/sim/
168 simulator got BadAccess register hellwig 3790d 09h /eco32/trunk/sim/
166 sim/mmu.c: simplified assocDelay hellwig 3793d 07h /eco32/trunk/sim/
159 console display: proper name, run-sim: more memory and two terminals hellwig 3851d 08h /eco32/trunk/sim/
91 simulator: -a sets load address for -l in command line hellwig 3911d 11h /eco32/trunk/sim/
83 simulator: individual help messages hellwig 3914d 23h /eco32/trunk/sim/
82 simulator: change command @ -> #, better help for commands hellwig 3915d 00h /eco32/trunk/sim/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3917d 04h /eco32/trunk/sim/
72 simulator: IRQ 0-3 explanation changed hellwig 3919d 07h /eco32/trunk/sim/
71 simulator: IRQ 15 explanation added hellwig 3919d 07h /eco32/trunk/sim/
25 new timing model, second timer, shutdown device hellwig 3926d 03h /eco32/trunk/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.