OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 Bug in MIIM fixed. mohor 8092d 02h /ethmac/branches/unneback/bench/verilog/
170 Headers changed. mohor 8092d 04h /ethmac/branches/unneback/bench/verilog/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 8092d 04h /ethmac/branches/unneback/bench/verilog/
158 Typo fixed. mohor 8097d 00h /ethmac/branches/unneback/bench/verilog/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 8099d 05h /ethmac/branches/unneback/bench/verilog/
156 Valid testbench. mohor 8099d 05h /ethmac/branches/unneback/bench/verilog/
155 Minor changes. mohor 8099d 05h /ethmac/branches/unneback/bench/verilog/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8141d 23h /ethmac/branches/unneback/bench/verilog/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8144d 00h /ethmac/branches/unneback/bench/verilog/
117 Clock mrx_clk set to 2.5 MHz. mohor 8148d 02h /ethmac/branches/unneback/bench/verilog/
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 8148d 02h /ethmac/branches/unneback/bench/verilog/
108 Testbench supports unaligned accesses. mohor 8225d 06h /ethmac/branches/unneback/bench/verilog/
107 TX_BUF_BASE changed. mohor 8225d 06h /ethmac/branches/unneback/bench/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8270d 03h /ethmac/branches/unneback/bench/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8290d 23h /ethmac/branches/unneback/bench/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8301d 03h /ethmac/branches/unneback/bench/verilog/
66 Testbench fixed, code simplified, unused signals removed. mohor 8301d 09h /ethmac/branches/unneback/bench/verilog/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8302d 20h /ethmac/branches/unneback/bench/verilog/
49 HASH0 and HASH1 register read/write added. mohor 8304d 20h /ethmac/branches/unneback/bench/verilog/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8311d 02h /ethmac/branches/unneback/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.