OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] - Rev 182

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
182 Full duplex test improved. tadej 8090d 08h /ethmac/branches/unneback/bench/verilog/
181 MIIM test look better. mohor 8090d 10h /ethmac/branches/unneback/bench/verilog/
180 Bench outputs data to display every 128 bytes. mohor 8093d 06h /ethmac/branches/unneback/bench/verilog/
179 Beautiful tests merget together mohor 8093d 07h /ethmac/branches/unneback/bench/verilog/
178 Rearanged testcases mohor 8093d 07h /ethmac/branches/unneback/bench/verilog/
177 Bug in MIIM fixed. mohor 8093d 11h /ethmac/branches/unneback/bench/verilog/
170 Headers changed. mohor 8093d 13h /ethmac/branches/unneback/bench/verilog/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 8093d 14h /ethmac/branches/unneback/bench/verilog/
158 Typo fixed. mohor 8098d 09h /ethmac/branches/unneback/bench/verilog/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 8100d 15h /ethmac/branches/unneback/bench/verilog/
156 Valid testbench. mohor 8100d 15h /ethmac/branches/unneback/bench/verilog/
155 Minor changes. mohor 8100d 15h /ethmac/branches/unneback/bench/verilog/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8143d 08h /ethmac/branches/unneback/bench/verilog/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8145d 09h /ethmac/branches/unneback/bench/verilog/
117 Clock mrx_clk set to 2.5 MHz. mohor 8149d 12h /ethmac/branches/unneback/bench/verilog/
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 8149d 12h /ethmac/branches/unneback/bench/verilog/
108 Testbench supports unaligned accesses. mohor 8226d 15h /ethmac/branches/unneback/bench/verilog/
107 TX_BUF_BASE changed. mohor 8226d 15h /ethmac/branches/unneback/bench/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8271d 13h /ethmac/branches/unneback/bench/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8292d 09h /ethmac/branches/unneback/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.