OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] - Rev 343

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
343 Address miss should not be asserted on short frames olof 4717d 05h /ethmac/branches/unneback/bench/verilog/
342 Added cast to avoid inequality when comparing different data types olof 4717d 05h /ethmac/branches/unneback/bench/verilog/
338 root 5511d 08h /ethmac/branches/unneback/bench/verilog/
335 New directory structure. root 5568d 13h /ethmac/branches/unneback/bench/verilog/
334 Minor fixes for Icarus simulator. igorm 7016d 15h /ethmac/branches/unneback/bench/verilog/
331 Tests for delayed CRC and defer indication added. igorm 7045d 10h /ethmac/branches/unneback/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7377d 07h /ethmac/branches/unneback/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7489d 10h /ethmac/branches/unneback/bench/verilog/
302 mbist signals updated according to newest convention markom 7538d 15h /ethmac/branches/unneback/bench/verilog/
299 Artisan RAMs added. mohor 7596d 11h /ethmac/branches/unneback/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7664d 11h /ethmac/branches/unneback/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7797d 07h /ethmac/branches/unneback/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7798d 10h /ethmac/branches/unneback/bench/verilog/
274 Backup version. Not fully working. tadejm 7806d 04h /ethmac/branches/unneback/bench/verilog/
267 Full duplex control frames tested. mohor 7862d 07h /ethmac/branches/unneback/bench/verilog/
266 Flow control test almost finished. mohor 7867d 06h /ethmac/branches/unneback/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7867d 21h /ethmac/branches/unneback/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7868d 09h /ethmac/branches/unneback/bench/verilog/
254 Temp version. mohor 7870d 03h /ethmac/branches/unneback/bench/verilog/
252 Just some updates. tadejm 7870d 06h /ethmac/branches/unneback/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.