URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] - Rev 139

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
139	Synchronous reset added to all registers. Defines used for width. r_MiiMRst changed from bit position 10 to 9.	mohor	8130d 08h	/ethmac/branches/unneback/rtl/
138	Synchronous reset added.	mohor	8130d 08h	/ethmac/branches/unneback/rtl/
137	Defines for register width added. mii_rst signal in MIIMODER register changed.	mohor	8130d 08h	/ethmac/branches/unneback/rtl/
136	Parameter ResetValue changed to capital letters.	mohor	8130d 18h	/ethmac/branches/unneback/rtl/
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	8132d 11h	/ethmac/branches/unneback/rtl/
133	- Busy signal was not set on time when scan status operation was performed and clock was divided with more than 2. - Nvalid remains valid two more clocks (was previously cleared too soon).	mohor	8132d 12h	/ethmac/branches/unneback/rtl/
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	8132d 12h	/ethmac/branches/unneback/rtl/
131	LinkFail signal was not latching appropriate bit.	mohor	8132d 12h	/ethmac/branches/unneback/rtl/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	8132d 13h	/ethmac/branches/unneback/rtl/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	8152d 12h	/ethmac/branches/unneback/rtl/
126	InvalidSymbol generation changed.	mohor	8152d 12h	/ethmac/branches/unneback/rtl/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	8152d 12h	/ethmac/branches/unneback/rtl/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	8154d 14h	/ethmac/branches/unneback/rtl/
120	Unused files removed.	mohor	8154d 15h	/ethmac/branches/unneback/rtl/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	8154d 15h	/ethmac/branches/unneback/rtl/
118	ShiftEnded synchronization changed.	mohor	8158d 06h	/ethmac/branches/unneback/rtl/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	8159d 14h	/ethmac/branches/unneback/rtl/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	8160d 12h	/ethmac/branches/unneback/rtl/
113	RxPointer bug fixed.	mohor	8167d 04h	/ethmac/branches/unneback/rtl/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	8167d 17h	/ethmac/branches/unneback/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] - Rev 139

Filtering Options