OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] - Rev 50

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8279d 17h /ethmac/branches/unneback/rtl/
48 RxOverRun added to statuses. mohor 8281d 19h /ethmac/branches/unneback/rtl/
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8281d 19h /ethmac/branches/unneback/rtl/
46 HASH0 and HASH1 registers added. mohor 8281d 19h /ethmac/branches/unneback/rtl/
43 Tx status is written back to the BD. mohor 8283d 03h /ethmac/branches/unneback/rtl/
42 Rx status is written back to the BD. mohor 8285d 20h /ethmac/branches/unneback/rtl/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8287d 22h /ethmac/branches/unneback/rtl/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8288d 20h /ethmac/branches/unneback/rtl/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8293d 00h /ethmac/branches/unneback/rtl/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8302d 02h /ethmac/branches/unneback/rtl/
37 Link in the header changed. mohor 8302d 02h /ethmac/branches/unneback/rtl/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8350d 21h /ethmac/branches/unneback/rtl/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8351d 02h /ethmac/branches/unneback/rtl/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8351d 02h /ethmac/branches/unneback/rtl/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8372d 22h /ethmac/branches/unneback/rtl/
24 Log file added. mohor 8398d 01h /ethmac/branches/unneback/rtl/
23 Number of addresses (wb_adr_i) minimized. mohor 8398d 01h /ethmac/branches/unneback/rtl/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8398d 04h /ethmac/branches/unneback/rtl/
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8399d 00h /ethmac/branches/unneback/rtl/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8422d 21h /ethmac/branches/unneback/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.