OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] [rtl/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8171d 08h /ethmac/tags/rel_17/rtl/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8180d 10h /ethmac/tags/rel_17/rtl/
37 Link in the header changed. mohor 8180d 11h /ethmac/tags/rel_17/rtl/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8229d 06h /ethmac/tags/rel_17/rtl/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8229d 10h /ethmac/tags/rel_17/rtl/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8229d 11h /ethmac/tags/rel_17/rtl/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8251d 07h /ethmac/tags/rel_17/rtl/
24 Log file added. mohor 8276d 10h /ethmac/tags/rel_17/rtl/
23 Number of addresses (wb_adr_i) minimized. mohor 8276d 10h /ethmac/tags/rel_17/rtl/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8276d 12h /ethmac/tags/rel_17/rtl/
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8277d 09h /ethmac/tags/rel_17/rtl/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8301d 06h /ethmac/tags/rel_17/rtl/
18 Few little NCSIM warnings fixed. mohor 8314d 07h /ethmac/tags/rel_17/rtl/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8341d 07h /ethmac/tags/rel_17/rtl/
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 8348d 13h /ethmac/tags/rel_17/rtl/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.		 mohor 8350d 06h /ethmac/tags/rel_17/rtl/
14 Unconnected signals are now connected. mohor 8354d 12h /ethmac/tags/rel_17/rtl/
10 Directory structure changed. Files checked and joind together. mohor 8357d 00h /ethmac/tags/rel_17/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.