OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] [verilog/] - Rev 180

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
180 Bench outputs data to display every 128 bytes. mohor 7993d 23h /ethmac/tags/rel_20/bench/verilog/
179 Beautiful tests merget together mohor 7994d 00h /ethmac/tags/rel_20/bench/verilog/
178 Rearanged testcases mohor 7994d 00h /ethmac/tags/rel_20/bench/verilog/
177 Bug in MIIM fixed. mohor 7994d 04h /ethmac/tags/rel_20/bench/verilog/
170 Headers changed. mohor 7994d 06h /ethmac/tags/rel_20/bench/verilog/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7994d 06h /ethmac/tags/rel_20/bench/verilog/
158 Typo fixed. mohor 7999d 02h /ethmac/tags/rel_20/bench/verilog/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 8001d 07h /ethmac/tags/rel_20/bench/verilog/
156 Valid testbench. mohor 8001d 07h /ethmac/tags/rel_20/bench/verilog/
155 Minor changes. mohor 8001d 07h /ethmac/tags/rel_20/bench/verilog/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8044d 01h /ethmac/tags/rel_20/bench/verilog/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8046d 02h /ethmac/tags/rel_20/bench/verilog/
117 Clock mrx_clk set to 2.5 MHz. mohor 8050d 04h /ethmac/tags/rel_20/bench/verilog/
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 8050d 04h /ethmac/tags/rel_20/bench/verilog/
108 Testbench supports unaligned accesses. mohor 8127d 08h /ethmac/tags/rel_20/bench/verilog/
107 TX_BUF_BASE changed. mohor 8127d 08h /ethmac/tags/rel_20/bench/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8172d 06h /ethmac/tags/rel_20/bench/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8193d 01h /ethmac/tags/rel_20/bench/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8203d 05h /ethmac/tags/rel_20/bench/verilog/
66 Testbench fixed, code simplified, unused signals removed. mohor 8203d 11h /ethmac/tags/rel_20/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.