OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8262d 18h /ethmac/tags/rel_24/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8286d 16h /ethmac/tags/rel_24/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8286d 16h /ethmac/tags/rel_24/
18 Few little NCSIM warnings fixed. mohor 8299d 16h /ethmac/tags/rel_24/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8326d 17h /ethmac/tags/rel_24/
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 8333d 22h /ethmac/tags/rel_24/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8335d 16h /ethmac/tags/rel_24/
14 Unconnected signals are now connected. mohor 8339d 21h /ethmac/tags/rel_24/
13 New directory structure. Files upodated and put together. mohor 8342d 06h /ethmac/tags/rel_24/
12 Directory structure changed. Files checked and joind together. mohor 8342d 09h /ethmac/tags/rel_24/
11 Directory structure changed. Files checked and joind together. mohor 8342d 09h /ethmac/tags/rel_24/
10 Directory structure changed. Files checked and joind together. mohor 8342d 09h /ethmac/tags/rel_24/
9 Documentation updated to be synchronized to the verilog files. mohor 8369d 18h /ethmac/tags/rel_24/
8 Version 1.3. Status registers added. DMA channels 2 and 3 are not used
any more. Things that are implementation specific were deleted out of the
document.
mohor 8396d 22h /ethmac/tags/rel_24/
7 Version 1.3. Status registers added. DMA channels 2 and 3 are not used
any more. Things that are implementation specific were deleted out of the
document.
mohor 8396d 23h /ethmac/tags/rel_24/
6 no message mohor 8396d 23h /ethmac/tags/rel_24/
5 This is a Microsoft version of the spec in the pdf format. mohor 8401d 08h /ethmac/tags/rel_24/
4 deleted mohor 8401d 08h /ethmac/tags/rel_24/
2 no message mohor 8473d 08h /ethmac/tags/rel_24/
1 Standard project directories initialized by cvs2svn. 8473d 08h /ethmac/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.