OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [sim/] - Rev 311

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
311 Update script for running different file list files for different RAM models. tadejm 7499d 00h /ethmac/tags/rel_26/sim/
310 More signals. tadejm 7499d 00h /ethmac/tags/rel_26/sim/
309 Update file list files for different RAM models with byte select accessing. tadejm 7499d 00h /ethmac/tags/rel_26/sim/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7499d 00h /ethmac/tags/rel_26/sim/
299 Artisan RAMs added. mohor 7606d 01h /ethmac/tags/rel_26/sim/
295 Few minor changes. tadejm 7612d 23h /ethmac/tags/rel_26/sim/
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7614d 23h /ethmac/tags/rel_26/sim/
293 initial. tadejm 7638d 20h /ethmac/tags/rel_26/sim/
292 Corrected mistake. tadejm 7638d 21h /ethmac/tags/rel_26/sim/
291 initial tadejm 7638d 22h /ethmac/tags/rel_26/sim/
290 Additional checking for FAILED tests added - for ATS. tadejm 7638d 23h /ethmac/tags/rel_26/sim/
225 Some minor changes. tadejm 7911d 21h /ethmac/tags/rel_26/sim/
224 Signals for a wave window in Modelsim. tadejm 7911d 23h /ethmac/tags/rel_26/sim/
217 Bist supported. mohor 7918d 23h /ethmac/tags/rel_26/sim/
215 Bist supported. mohor 7919d 00h /ethmac/tags/rel_26/sim/
208 Virtual Silicon RAMs moved to lib directory tadej 7936d 17h /ethmac/tags/rel_26/sim/
207 Virtual Silicon RAM support fixed tadej 7936d 17h /ethmac/tags/rel_26/sim/
206 Virtual Silicon RAM added to the simulation. mohor 7936d 18h /ethmac/tags/rel_26/sim/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7936d 18h /ethmac/tags/rel_26/sim/
187 _info file added. mohor 7942d 17h /ethmac/tags/rel_26/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.