OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [sim/] - Rev 309

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
309 Update file list files for different RAM models with byte select accessing. tadejm 7476d 00h /ethmac/tags/rel_27/sim/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7476d 00h /ethmac/tags/rel_27/sim/
299 Artisan RAMs added. mohor 7583d 00h /ethmac/tags/rel_27/sim/
295 Few minor changes. tadejm 7589d 23h /ethmac/tags/rel_27/sim/
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7591d 23h /ethmac/tags/rel_27/sim/
293 initial. tadejm 7615d 20h /ethmac/tags/rel_27/sim/
292 Corrected mistake. tadejm 7615d 20h /ethmac/tags/rel_27/sim/
291 initial tadejm 7615d 22h /ethmac/tags/rel_27/sim/
290 Additional checking for FAILED tests added - for ATS. tadejm 7615d 23h /ethmac/tags/rel_27/sim/
225 Some minor changes. tadejm 7888d 21h /ethmac/tags/rel_27/sim/
224 Signals for a wave window in Modelsim. tadejm 7888d 22h /ethmac/tags/rel_27/sim/
217 Bist supported. mohor 7895d 23h /ethmac/tags/rel_27/sim/
215 Bist supported. mohor 7896d 00h /ethmac/tags/rel_27/sim/
208 Virtual Silicon RAMs moved to lib directory tadej 7913d 17h /ethmac/tags/rel_27/sim/
207 Virtual Silicon RAM support fixed tadej 7913d 17h /ethmac/tags/rel_27/sim/
206 Virtual Silicon RAM added to the simulation. mohor 7913d 17h /ethmac/tags/rel_27/sim/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7913d 18h /ethmac/tags/rel_27/sim/
187 _info file added. mohor 7919d 17h /ethmac/tags/rel_27/sim/
186 Macro for testbench (DO file). mohor 7919d 17h /ethmac/tags/rel_27/sim/
185 Directory keeper. mohor 7919d 17h /ethmac/tags/rel_27/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.