URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_3/] [rtl/] [verilog/] - Rev 50

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
50	checks destination address for Unicast, Multicast and Broadcast ops	billditt	8137d 14h	/ethmac/tags/rel_3/rtl/verilog/
48	RxOverRun added to statuses.	mohor	8139d 16h	/ethmac/tags/rel_3/rtl/verilog/
47	HASH0 and HASH1 registers added. Registers address width was changed to 8 bits.	mohor	8139d 16h	/ethmac/tags/rel_3/rtl/verilog/
46	HASH0 and HASH1 registers added.	mohor	8139d 16h	/ethmac/tags/rel_3/rtl/verilog/
43	Tx status is written back to the BD.	mohor	8141d 00h	/ethmac/tags/rel_3/rtl/verilog/
42	Rx status is written back to the BD.	mohor	8143d 17h	/ethmac/tags/rel_3/rtl/verilog/
41	non-DMA host interface added. Select the right configutation in eth_defines.	mohor	8145d 19h	/ethmac/tags/rel_3/rtl/verilog/
40	Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200 MHz. Statuses, overrun, control frame transmission and reception still need to be fixed.	mohor	8146d 16h	/ethmac/tags/rel_3/rtl/verilog/
39	Tx part finished. TxStatus needs to be fixed. Pause request needs to be added.	mohor	8150d 20h	/ethmac/tags/rel_3/rtl/verilog/
38	Initial version. Equals to eth_wishbonedma.v at this moment.	mohor	8159d 22h	/ethmac/tags/rel_3/rtl/verilog/
37	Link in the header changed.	mohor	8159d 22h	/ethmac/tags/rel_3/rtl/verilog/
34	RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors instead of the number of RX descriptors).	mohor	8208d 18h	/ethmac/tags/rel_3/rtl/verilog/
33	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8208d 22h	/ethmac/tags/rel_3/rtl/verilog/
32	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8208d 23h	/ethmac/tags/rel_3/rtl/verilog/
29	Generic memory model is used. Defines are changed for the same reason.	mohor	8230d 19h	/ethmac/tags/rel_3/rtl/verilog/
24	Log file added.	mohor	8255d 21h	/ethmac/tags/rel_3/rtl/verilog/
23	Number of addresses (wb_adr_i) minimized.	mohor	8255d 22h	/ethmac/tags/rel_3/rtl/verilog/
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8256d 00h	/ethmac/tags/rel_3/rtl/verilog/
21	Status signals changed, Adress decoding changed, interrupt controller added.	mohor	8256d 21h	/ethmac/tags/rel_3/rtl/verilog/
20	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8280d 18h	/ethmac/tags/rel_3/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_3/] [rtl/] [verilog/] - Rev 50

Filtering Options