OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] [rtl/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8262d 23h /ethmac/tags/rel_7/rtl/
46 HASH0 and HASH1 registers added. mohor 8262d 23h /ethmac/tags/rel_7/rtl/
43 Tx status is written back to the BD. mohor 8264d 07h /ethmac/tags/rel_7/rtl/
42 Rx status is written back to the BD. mohor 8266d 23h /ethmac/tags/rel_7/rtl/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8269d 02h /ethmac/tags/rel_7/rtl/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8269d 23h /ethmac/tags/rel_7/rtl/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8274d 03h /ethmac/tags/rel_7/rtl/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8283d 05h /ethmac/tags/rel_7/rtl/
37 Link in the header changed. mohor 8283d 05h /ethmac/tags/rel_7/rtl/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 8332d 01h /ethmac/tags/rel_7/rtl/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8332d 05h /ethmac/tags/rel_7/rtl/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8332d 05h /ethmac/tags/rel_7/rtl/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8354d 01h /ethmac/tags/rel_7/rtl/
24 Log file added. mohor 8379d 04h /ethmac/tags/rel_7/rtl/
23 Number of addresses (wb_adr_i) minimized. mohor 8379d 04h /ethmac/tags/rel_7/rtl/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8379d 07h /ethmac/tags/rel_7/rtl/
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8380d 04h /ethmac/tags/rel_7/rtl/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8404d 01h /ethmac/tags/rel_7/rtl/
18 Few little NCSIM warnings fixed. mohor 8417d 02h /ethmac/tags/rel_7/rtl/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8444d 02h /ethmac/tags/rel_7/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.