OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 347

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
346 Updated project location olof 4872d 20h /ethmac/trunk/bench/verilog/
345 Temporarily disable failing tests olof 4872d 22h /ethmac/trunk/bench/verilog/
344 bit 9 in phy control register is self clearing olof 4879d 00h /ethmac/trunk/bench/verilog/
343 Address miss should not be asserted on short frames olof 4882d 20h /ethmac/trunk/bench/verilog/
342 Added cast to avoid inequality when comparing different data types olof 4882d 20h /ethmac/trunk/bench/verilog/
338 root 5676d 23h /ethmac/trunk/bench/verilog/
335 New directory structure. root 5734d 04h /ethmac/trunk/bench/verilog/
334 Minor fixes for Icarus simulator. igorm 7182d 06h /ethmac/trunk/bench/verilog/
331 Tests for delayed CRC and defer indication added. igorm 7211d 01h /ethmac/trunk/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7542d 22h /ethmac/trunk/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7655d 01h /ethmac/trunk/bench/verilog/
302 mbist signals updated according to newest convention markom 7704d 06h /ethmac/trunk/bench/verilog/
299 Artisan RAMs added. mohor 7762d 02h /ethmac/trunk/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7830d 02h /ethmac/trunk/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7962d 22h /ethmac/trunk/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7964d 00h /ethmac/trunk/bench/verilog/
274 Backup version. Not fully working. tadejm 7971d 18h /ethmac/trunk/bench/verilog/
267 Full duplex control frames tested. mohor 8027d 21h /ethmac/trunk/bench/verilog/
266 Flow control test almost finished. mohor 8032d 20h /ethmac/trunk/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 8033d 12h /ethmac/trunk/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.