OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 82

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8127d 17h /ethmac/trunk/rtl/
80 Small fixes for external/internal DMA missmatches. mohor 8131d 19h /ethmac/trunk/rtl/
79 RetryCntLatched was unused and removed from design mohor 8131d 20h /ethmac/trunk/rtl/
78 WB_SEL_I was unused and removed from design mohor 8131d 20h /ethmac/trunk/rtl/
77 Interrupts changed mohor 8131d 20h /ethmac/trunk/rtl/
76 Interrupts changed in the top file mohor 8131d 20h /ethmac/trunk/rtl/
75 r_Bro is used for accepting/denying frames mohor 8131d 20h /ethmac/trunk/rtl/
74 Reset values are passed to registers through parameters mohor 8131d 20h /ethmac/trunk/rtl/
73 Number of interrupts changed mohor 8131d 20h /ethmac/trunk/rtl/
72 Retry is not activated when a Tx Underrun occured mohor 8136d 00h /ethmac/trunk/rtl/
70 Small fixes. mohor 8140d 02h /ethmac/trunk/rtl/
69 Define missmatch fixed. mohor 8140d 23h /ethmac/trunk/rtl/
68 Registered trimmed. Unused registers removed. mohor 8141d 22h /ethmac/trunk/rtl/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8141d 23h /ethmac/trunk/rtl/
65 Testbench fixed, code simplified, unused signals removed. mohor 8142d 05h /ethmac/trunk/rtl/
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8142d 19h /ethmac/trunk/rtl/
63 RxAbort is connected differently. mohor 8142d 23h /ethmac/trunk/rtl/
62 RxAbort is an output. No need to have is declared as wire. mohor 8142d 23h /ethmac/trunk/rtl/
61 RxStartFrm cleared when abort or retry comes. mohor 8143d 00h /ethmac/trunk/rtl/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8143d 00h /ethmac/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.