OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 341

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4745d 11h /ethmac/trunk/rtl/verilog/
338 root 5539d 14h /ethmac/trunk/rtl/verilog/
335 New directory structure. root 5596d 19h /ethmac/trunk/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 7045d 09h /ethmac/trunk/rtl/verilog/
332 Case statement improved for synthesys. igorm 7058d 14h /ethmac/trunk/rtl/verilog/
330 Warning fixes. igorm 7073d 16h /ethmac/trunk/rtl/verilog/
329 Defer indication fixed. igorm 7073d 17h /ethmac/trunk/rtl/verilog/
328 Delayed CRC fixed. igorm 7073d 18h /ethmac/trunk/rtl/verilog/
327 Defer indication fixed. igorm 7073d 18h /ethmac/trunk/rtl/verilog/
326 Delayed CRC fixed. igorm 7073d 18h /ethmac/trunk/rtl/verilog/
325 Defer indication fixed. igorm 7073d 18h /ethmac/trunk/rtl/verilog/
323 Accidently deleted line put back. igorm 7370d 18h /ethmac/trunk/rtl/verilog/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7374d 13h /ethmac/trunk/rtl/verilog/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7374d 17h /ethmac/trunk/rtl/verilog/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7414d 19h /ethmac/trunk/rtl/verilog/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7517d 16h /ethmac/trunk/rtl/verilog/
306 Lapsus fixed (!we -> ~we). simons 7518d 14h /ethmac/trunk/rtl/verilog/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7540d 11h /ethmac/trunk/rtl/verilog/
302 mbist signals updated according to newest convention markom 7566d 21h /ethmac/trunk/rtl/verilog/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7577d 13h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.