OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [sim/] [rtl_sim/] [ncsim_sim/] - Rev 309

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
309 Update file list files for different RAM models with byte select accessing. tadejm 7499d 09h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7499d 09h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
295 Few minor changes. tadejm 7613d 08h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
290 Additional checking for FAILED tests added - for ATS. tadejm 7639d 08h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
208 Virtual Silicon RAMs moved to lib directory tadej 7937d 02h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
207 Virtual Silicon RAM support fixed tadej 7937d 02h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
206 Virtual Silicon RAM added to the simulation. mohor 7937d 03h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
176 lists changed to new directory structure mohor 7947d 08h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
175 Script fixed to new dir structure mohor 7947d 08h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
174 Directory keeper mohor 7947d 09h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
173 Keeps the directory mohor 7947d 09h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
172 NCSIM simulation environment added to cvs mohor 7947d 09h /ethmac/trunk/sim/rtl_sim/ncsim_sim/
171 NCSIM simulation environment added. mohor 7947d 09h /ethmac/trunk/sim/rtl_sim/ncsim_sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.