OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [positVerilog/] - Rev 48

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 - refactoring to use packages robfinch 1509d 17h /ft816float/trunk/rtl/positVerilog/
47 - added fully pipelined multiplier + test bench robfinch 1510d 12h /ft816float/trunk/rtl/positVerilog/
46 - improved posit to int rounding fractions robfinch 1513d 06h /ft816float/trunk/rtl/positVerilog/
45 - add posit to integer function robfinch 1513d 09h /ft816float/trunk/rtl/positVerilog/
44 - revised addsub unit robfinch 1524d 04h /ft816float/trunk/rtl/positVerilog/
43 - added posit divide robfinch 1527d 00h /ft816float/trunk/rtl/positVerilog/
42 - posit fused dot product robfinch 1705d 08h /ft816float/trunk/rtl/positVerilog/
41 - mul bug fix robfinch 1706d 12h /ft816float/trunk/rtl/positVerilog/
40 - add isqrt2 robfinch 1706d 19h /ft816float/trunk/rtl/positVerilog/
39 - added posit square root operation robfinch 1706d 20h /ft816float/trunk/rtl/positVerilog/
38 - adding posit multiplier robfinch 1709d 07h /ft816float/trunk/rtl/positVerilog/
36 - adding posit number support robfinch 1709d 14h /ft816float/trunk/rtl/positVerilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.