OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog2/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 - refactoring to use packages robfinch 1303d 12h /ft816float/trunk/rtl/verilog2/
35 - additional pipelining in divider
- radix4 primitive
robfinch 1519d 02h /ft816float/trunk/rtl/verilog2/
34 - add pipeline stage in divider robfinch 1519d 05h /ft816float/trunk/rtl/verilog2/
33 - mult114 for FMA robfinch 1771d 13h /ft816float/trunk/rtl/verilog2/
32 - FMA, test bench for FMA robfinch 1771d 13h /ft816float/trunk/rtl/verilog2/
31 - preserve nan sign in addsub robfinch 1772d 01h /ft816float/trunk/rtl/verilog2/
30 - move load signal to bottom robfinch 1787d 20h /ft816float/trunk/rtl/verilog2/
29 - refactor with FPWID and EXTRA_BITS
- Nan propagation
robfinch 1788d 04h /ft816float/trunk/rtl/verilog2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.