OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog2/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 - decimal float <-> int converters robfinch 899d 10h /ft816float/trunk/rtl/verilog2/
59 - bin to bcd and bcd to bin converters robfinch 899d 15h /ft816float/trunk/rtl/verilog2/
58 - generic redor robfinch 1160d 19h /ft816float/trunk/rtl/verilog2/
57 - decimal floating-point IEEE format encode/decode robfinch 1302d 08h /ft816float/trunk/rtl/verilog2/
56 - decimal square root function robfinch 1327d 09h /ft816float/trunk/rtl/verilog2/
55 - add storage format
- parameterization		 robfinch 1328d 01h /ft816float/trunk/rtl/verilog2/
54 - add decimal float divider robfinch 1328d 14h /ft816float/trunk/rtl/verilog2/
53 - added decimal floating-point multiplier robfinch 1329d 19h /ft816float/trunk/rtl/verilog2/
51 - got rid of 'DF0' robfinch 1329d 22h /ft816float/trunk/rtl/verilog2/
50 - added decimal floating-point adder robfinch 1330d 06h /ft816float/trunk/rtl/verilog2/
49 - pipelining robfinch 1350d 10h /ft816float/trunk/rtl/verilog2/
48 - refactoring to use packages robfinch 1374d 18h /ft816float/trunk/rtl/verilog2/
35 - additional pipelining in divider
- radix4 primitive		 robfinch 1590d 09h /ft816float/trunk/rtl/verilog2/
34 - add pipeline stage in divider robfinch 1590d 12h /ft816float/trunk/rtl/verilog2/
33 - mult114 for FMA robfinch 1842d 20h /ft816float/trunk/rtl/verilog2/
32 - FMA, test bench for FMA robfinch 1842d 20h /ft816float/trunk/rtl/verilog2/
31 - preserve nan sign in addsub robfinch 1843d 08h /ft816float/trunk/rtl/verilog2/
30 - move load signal to bottom robfinch 1859d 03h /ft816float/trunk/rtl/verilog2/
29 - refactor with FPWID and EXTRA_BITS
- Nan propagation		 robfinch 1859d 11h /ft816float/trunk/rtl/verilog2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.