OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

[/] [gpio/] [tags/] [asyst_2/] [rtl/] [verilog/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Removed zero padding as per Avi Shamli suggestion. lampret 8122d 12h /gpio/tags/asyst_2/rtl/verilog/
25 Ports changed per Ran Aviram suggestions. lampret 8122d 12h /gpio/tags/asyst_2/rtl/verilog/
24 Interrupt is asserted only when an input changes (code patch by Jacob Gorban) lampret 8127d 05h /gpio/tags/asyst_2/rtl/verilog/
23 Changed registered WISHBONE outputs wb_ack_o/wb_err_o to follow WB specification. lampret 8180d 14h /gpio/tags/asyst_2/rtl/verilog/
22 Fixed two typos. lampret 8200d 16h /gpio/tags/asyst_2/rtl/verilog/
21 Added RGPIO_INTS. lampret 8200d 16h /gpio/tags/asyst_2/rtl/verilog/
20 Fixing style. lampret 8213d 12h /gpio/tags/asyst_2/rtl/verilog/
19 Fixed bug when wb_inta_o is registered (GPIO_WB_REGISTERED_OUTPUTS) lampret 8214d 02h /gpio/tags/asyst_2/rtl/verilog/
17 Added GPIO_REGISTERED_WB_OUTPUTS, GPIO_REGISTERED_IO_OUTPUTS and GPIO_NO_NEGEDGE_FLOPS. lampret 8241d 07h /gpio/tags/asyst_2/rtl/verilog/
15 Fixed wb_err_o. lampret 8256d 07h /gpio/tags/asyst_2/rtl/verilog/
14 Changed top level ptc into gpio_top. Changed defines.v into gpio_defines.v. lampret 8298d 14h /gpio/tags/asyst_2/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.