OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [rtl/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 1. optimized area, by removing unused registers.
2. optimized timing, by removing latches.
edn_walter 4518d 04h /ha1588/trunk/rtl/
44 Updated TSU testbench. edn_walter 4518d 07h /ha1588/trunk/rtl/
43 Added software configurable PTP message id mask for TSU parser. edn_walter 4519d 05h /ha1588/trunk/rtl/
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 4519d 13h /ha1588/trunk/rtl/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.
edn_walter 4519d 16h /ha1588/trunk/rtl/
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.
edn_walter 4520d 14h /ha1588/trunk/rtl/
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4520d 17h /ha1588/trunk/rtl/
35 Added support for stacked MPLS UDP/IPv4/IPv6 PTP packets. edn_walter 4522d 11h /ha1588/trunk/rtl/
34 Added LGPL file header to all copyrighted files. edn_walter 4522d 14h /ha1588/trunk/rtl/
33 Redefined memory map. RTC and TSU now have separate address spans, can be easily divided into to independent modules. edn_walter 4522d 15h /ha1588/trunk/rtl/
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 4522d 18h /ha1588/trunk/rtl/
31 Added hand-shaking for the TSU data reading. edn_walter 4523d 11h /ha1588/trunk/rtl/
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 4523d 11h /ha1588/trunk/rtl/
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 4523d 11h /ha1588/trunk/rtl/
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4523d 17h /ha1588/trunk/rtl/
25 Updated SOPC Builder component and example system. edn_walter 4526d 11h /ha1588/trunk/rtl/
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4526d 13h /ha1588/trunk/rtl/
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4527d 07h /ha1588/trunk/rtl/
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4527d 11h /ha1588/trunk/rtl/
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4528d 07h /ha1588/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.