OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [rtl/] [rtc/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 1. optimized area, by removing unused registers.
2. optimized timing, by removing latches.		 edn_walter 4497d 15h /ha1588/trunk/rtl/rtc/
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 4498d 23h /ha1588/trunk/rtl/rtc/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.		 edn_walter 4499d 03h /ha1588/trunk/rtl/rtc/
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.		 edn_walter 4500d 00h /ha1588/trunk/rtl/rtc/
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4500d 04h /ha1588/trunk/rtl/rtc/
34 Added LGPL file header to all copyrighted files. edn_walter 4502d 01h /ha1588/trunk/rtl/rtc/
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 4502d 04h /ha1588/trunk/rtl/rtc/
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4506d 22h /ha1588/trunk/rtl/rtc/
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 4511d 22h /ha1588/trunk/rtl/rtc/
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.		 edn_walter 4518d 18h /ha1588/trunk/rtl/rtc/
3 Added function block RTC and its unit test. ash_riple 4536d 17h /ha1588/trunk/rtl/rtc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.