OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [rtl/] [top/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 1. Added testbench for SOPC Builder example. Need to fully implement the self-check test cases. Just ignore the reported failures, and check the waveform for correct addressing.
2. Added GENERATE BLOCK for top-level addr_in unit selection. In normal top-level instantiation without modify the default addr_is_in_word = 0 parameter, the default address unit is in byte (8bit); When instantiated in SOPC Builder, the address unit is default to word (32bit).		 edn_walter 4493d 22h /ha1588/trunk/rtl/top/
43 Added software configurable PTP message id mask for TSU parser. edn_walter 4498d 16h /ha1588/trunk/rtl/top/
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 4499d 00h /ha1588/trunk/rtl/top/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.		 edn_walter 4499d 03h /ha1588/trunk/rtl/top/
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.		 edn_walter 4500d 01h /ha1588/trunk/rtl/top/
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4500d 04h /ha1588/trunk/rtl/top/
34 Added LGPL file header to all copyrighted files. edn_walter 4502d 01h /ha1588/trunk/rtl/top/
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 4502d 05h /ha1588/trunk/rtl/top/
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 4502d 22h /ha1588/trunk/rtl/top/
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4503d 04h /ha1588/trunk/rtl/top/
25 Updated SOPC Builder component and example system. edn_walter 4505d 22h /ha1588/trunk/rtl/top/
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4507d 18h /ha1588/trunk/rtl/top/
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 4511d 23h /ha1588/trunk/rtl/top/
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 4511d 23h /ha1588/trunk/rtl/top/
17 Updated reg.v content. edn_walter 4512d 16h /ha1588/trunk/rtl/top/
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.		 edn_walter 4518d 18h /ha1588/trunk/rtl/top/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.