OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [sim/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Made different scripts for top-level simulation to run under Windows. ash_riple 4186d 08h /ha1588/trunk/sim/
58 Added output rtc_time_one_pps for clock accuracy measurement. 1PPS output is leading edge aligned with the PTP time output on boundary of 1s. edn_walter 4459d 05h /ha1588/trunk/sim/
54 Added support for MII interface as well as GMII interface. Updated unit and top-level test cases. edn_walter 4460d 03h /ha1588/trunk/sim/
52 1. Corrected GMII BFM preamble+sfd size error: 4B 5555555d changed to 8B 5555555555555555d5.
2. Corrected packet parser 4B counter accordingly.		 edn_walter 4462d 01h /ha1588/trunk/sim/
51 Making test case pass for SOPC simulation. edn_walter 4466d 12h /ha1588/trunk/sim/
50 Added missing simulation library. edn_walter 4466d 12h /ha1588/trunk/sim/
49 Added missing simulation library. edn_walter 4466d 21h /ha1588/trunk/sim/
48 1. Added testbench for SOPC Builder example. Need to fully implement the self-check test cases. Just ignore the reported failures, and check the waveform for correct addressing.
2. Added GENERATE BLOCK for top-level addr_in unit selection. In normal top-level instantiation without modify the default addr_is_in_word = 0 parameter, the default address unit is in byte (8bit); When instantiated in SOPC Builder, the address unit is default to word (32bit).		 edn_walter 4467d 01h /ha1588/trunk/sim/
47 Added test case of -16 negative period_adj value, to show the effect trying to set time backwards. Thanks to Frank Yang's question. edn_walter 4467d 11h /ha1588/trunk/sim/
46 Added operation details to the memory map doc. Memory map should be interpreted with help of ptp_drv_bfm.c. edn_walter 4470d 03h /ha1588/trunk/sim/
44 Updated TSU testbench. edn_walter 4470d 21h /ha1588/trunk/sim/
43 Added software configurable PTP message id mask for TSU parser. edn_walter 4471d 19h /ha1588/trunk/sim/
42 Updated RTC testbench. Shrunk 1s to 1us to simulate more cycles during a short time. edn_walter 4472d 01h /ha1588/trunk/sim/
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 4472d 02h /ha1588/trunk/sim/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.		 edn_walter 4472d 06h /ha1588/trunk/sim/
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.		 edn_walter 4473d 04h /ha1588/trunk/sim/
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4473d 07h /ha1588/trunk/sim/
36 TSU testbench is now self-checking. Test result is reported at end of simulation. edn_walter 4474d 02h /ha1588/trunk/sim/
35 Added support for stacked MPLS UDP/IPv4/IPv6 PTP packets. edn_walter 4475d 01h /ha1588/trunk/sim/
34 Added LGPL file header to all copyrighted files. edn_walter 4475d 04h /ha1588/trunk/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.