OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [sim/] [rtc/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4460d 11h /ha1588/trunk/sim/rtc/
34 Added LGPL file header to all copyrighted files. edn_walter 4462d 08h /ha1588/trunk/sim/rtc/
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 4472d 06h /ha1588/trunk/sim/rtc/
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.
edn_walter 4479d 01h /ha1588/trunk/sim/rtc/
3 Added function block RTC and its unit test. ash_riple 4497d 00h /ha1588/trunk/sim/rtc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.