OpenCores
URL https://opencores.org/ocsvn/heap_sorter/heap_sorter/trunk

Subversion Repositories heap_sorter

[/] [heap_sorter/] [trunk/] [standard_version/] [src/] - Rev 5

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
5 Added new high-speed version capable to work at higher speed, but using 4
clk cycles per data word.
wzab 2295d 14h /heap_sorter/trunk/standard_version/src/
4 Added file implementing dual port common clock RAM inferrable in synthesis. wzab 4007d 11h /src/
3 Eliminated synthesis of latches for a few signals wzab 4007d 12h /src/
2 Initial commit of version previously hosted at http://www.ise.pw.edu.pl/~wzab/fpga_heapsort wzab 4268d 19h /src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.