OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [asyst_3/] [rtl/] [verilog/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8254d 03h /i2c/tags/asyst_3/rtl/verilog/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8259d 02h /i2c/tags/asyst_3/rtl/verilog/
13 Fixed some synthesis warnings. rherveille 8270d 06h /i2c/tags/asyst_3/rtl/verilog/
11 Changed RST_LVL define to parameter. rherveille 8279d 05h /i2c/tags/asyst_3/rtl/verilog/
10 Created new directory structure.
Added Verilog version.
rherveille 8301d 02h /i2c/tags/asyst_3/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.