OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [rel_1/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8262d 01h /i2c/tags/rel_1/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8267d 00h /i2c/tags/rel_1/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8267d 00h /i2c/tags/rel_1/
13 Fixed some synthesis warnings. rherveille 8278d 04h /i2c/tags/rel_1/
12 no message rherveille 8283d 20h /i2c/tags/rel_1/
11 Changed RST_LVL define to parameter. rherveille 8287d 03h /i2c/tags/rel_1/
10 Created new directory structure.
Added Verilog version.
rherveille 8309d 00h /i2c/tags/rel_1/
9 Created directory structure (documentation, vhdl, verilog) rherveille 8378d 19h /i2c/tags/rel_1/
8 Created directory structure (documentation, vhdl, verilog) rherveille 8378d 19h /i2c/tags/rel_1/
7 added some remarks, fixed some sensitivity lists rherveille 8447d 21h /i2c/tags/rel_1/
6 fixed typo txt -> txr rherveille 8452d 01h /i2c/tags/rel_1/
5 fixed an incomplete sensitivity list on assign_dato process rherveille 8458d 23h /i2c/tags/rel_1/
4 WISHBONE I2C Master Core: initial release rherveille 8511d 02h /i2c/tags/rel_1/
2 initial release rherveille 8573d 02h /i2c/tags/rel_1/
1 Standard project directories initialized by cvs2svn. 8573d 02h /i2c/tags/rel_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.