OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [rel_1/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8253d 19h /i2c/tags/rel_1/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8258d 18h /i2c/tags/rel_1/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8258d 18h /i2c/tags/rel_1/
13 Fixed some synthesis warnings. rherveille 8269d 22h /i2c/tags/rel_1/
12 no message rherveille 8275d 14h /i2c/tags/rel_1/
11 Changed RST_LVL define to parameter. rherveille 8278d 21h /i2c/tags/rel_1/
10 Created new directory structure.
Added Verilog version.
rherveille 8300d 18h /i2c/tags/rel_1/
9 Created directory structure (documentation, vhdl, verilog) rherveille 8370d 13h /i2c/tags/rel_1/
8 Created directory structure (documentation, vhdl, verilog) rherveille 8370d 13h /i2c/tags/rel_1/
7 added some remarks, fixed some sensitivity lists rherveille 8439d 16h /i2c/tags/rel_1/
6 fixed typo txt -> txr rherveille 8443d 19h /i2c/tags/rel_1/
5 fixed an incomplete sensitivity list on assign_dato process rherveille 8450d 18h /i2c/tags/rel_1/
4 WISHBONE I2C Master Core: initial release rherveille 8502d 21h /i2c/tags/rel_1/
2 initial release rherveille 8564d 20h /i2c/tags/rel_1/
1 Standard project directories initialized by cvs2svn. 8564d 20h /i2c/tags/rel_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.