OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [rel_1/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Cleaned up code rherveille 7871d 22h /i2c/tags/rel_1/
26 *** empty log message *** rherveille 7875d 05h /i2c/tags/rel_1/
25 Added timing tests to i2c_model.
Updated testbench.
rherveille 7903d 02h /i2c/tags/rel_1/
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7903d 02h /i2c/tags/rel_1/
23 *** empty log message *** rherveille 8030d 07h /i2c/tags/rel_1/
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 8040d 12h /i2c/tags/rel_1/
21 no message rherveille 8126d 13h /i2c/tags/rel_1/
20 Added Appendix A rherveille 8126d 13h /i2c/tags/rel_1/
19 Fixed some race conditions in the i2c-slave model.
Added debug information.
Added headers.
rherveille 8130d 09h /i2c/tags/rel_1/
18 no message rherveille 8157d 05h /i2c/tags/rel_1/
17 C-include file.
Initial release
rherveille 8245d 10h /i2c/tags/rel_1/
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8257d 09h /i2c/tags/rel_1/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8262d 08h /i2c/tags/rel_1/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8262d 08h /i2c/tags/rel_1/
13 Fixed some synthesis warnings. rherveille 8273d 12h /i2c/tags/rel_1/
12 no message rherveille 8279d 04h /i2c/tags/rel_1/
11 Changed RST_LVL define to parameter. rherveille 8282d 11h /i2c/tags/rel_1/
10 Created new directory structure.
Added Verilog version.
rherveille 8304d 08h /i2c/tags/rel_1/
9 Created directory structure (documentation, vhdl, verilog) rherveille 8374d 03h /i2c/tags/rel_1/
8 Created directory structure (documentation, vhdl, verilog) rherveille 8374d 03h /i2c/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.