OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 Opcode test program prepared to test interrupts
(by using special simulated hardware in the test bench)
More changes to come, this is just the first commit of many		 ja_rd 4824d 15h /ion/
202 Modelsim wave window script tidied up a bit
This is mostly useless anyway		 ja_rd 4824d 15h /ion/
201 Minor fixes to code comments ja_rd 4824d 15h /ion/
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface		 ja_rd 4824d 15h /ion/
199 Fixed missing references ja_rd 4825d 09h /ion/
198 Added new version of the project doc in LaTeX ja_rd 4825d 09h /ion/
197 Updated readme stuff for the code samples ja_rd 4826d 07h /ion/
196 Marked old TB template as obsolete.
I'm not comfortable removing it yet. Silly, that.		 ja_rd 4826d 07h /ion/
195 Template for TB parameter package.
This file is 'filled in' with actual info by a python script.		 ja_rd 4826d 07h /ion/
194 Removed deprecated files from old TB version ja_rd 4826d 07h /ion/
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.		 ja_rd 4826d 07h /ion/
192 Code ROM template for MCU
Contains bootstrap object code to be placed on BRAM		 ja_rd 4830d 17h /ion/
191 Separated object code stuff from mcu entity
Object code related stuff now lives in separate file
Makefiles for code samples updated accordingly
Old mcu template deprecated but still in place		 ja_rd 4830d 17h /ion/
190 VHDL object code builder script updated
Now can insert project name into target file		 ja_rd 4830d 17h /ion/
189 fixed opcode test makefile: adapted to new common makefile ja_rd 4838d 15h /ion/
188 updated hello demo mpu file ja_rd 4839d 09h /ion/
187 Fixed SW simulator: reset value for timer prescaler ja_rd 4862d 23h /ion/
186 Updated the SW simulator:
Fixed handling of KU/IE flags
Added preliminary support for simulated HW interrupts
Added preliminary support for timer/counter
Enlarged the BRAM in all memory maps (to be undone)		 ja_rd 4862d 23h /ion/
185 FIX: committed forgotten source file for 'memtest' demo...
Updated memtest makefile		 ja_rd 4865d 04h /ion/
184 Updated some application makefiles to make use of common makefile ja_rd 4865d 05h /ion/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.