OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] - Rev 56

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 synthesis mpu template updated:
BRAM is now one 32-bit-wide block instead of 4 8-bitters
(it is read only)
python script updated accordingly		 ja_rd 4893d 11h /ion/
55 First version of cache: stub, 1-word cache
(forgot to commit new mpu template file)		 ja_rd 4893d 12h /ion/
54 Doc updated
Cache section (2.7) is still missing		 ja_rd 4893d 15h /ion/
53 SW simulator: Major change in logging code.
Changes are logged now with the address of the instruction that caused them.
These changes make the HW simulation TB's life easier.		 ja_rd 4893d 15h /ion/
52 Sim scripts adapted to recent changes ja_rd 4893d 15h /ion/
51 Adapted simulation and synth templates for cache module ja_rd 4893d 15h /ion/
50 New code sample: memtest
Tests external RAM		 ja_rd 4893d 15h /ion/
49 'hello' demo: updated to use new cache module
No longer uses temporary hacks or custom linker script		 ja_rd 4893d 15h /ion/
48 Temporary fix to memory decoding constants ja_rd 4893d 15h /ion/
47 Pre-generated simulation test benches updated ja_rd 4893d 15h /ion/
46 First version of cache: stub, 1-word cache
Stub cache tested on simulation and HW, just a stub
Adapted CPU stall logic to 1st version of cache
Adapted all other modules for compatibility with cache		 ja_rd 4893d 15h /ion/
45 Fixed some typos in the main doc ja_rd 4895d 11h /ion/
44 slite: cleaned up memory allocation/deallocation code ja_rd 4895d 19h /ion/
43 added comments to dummy 'cache' stub ja_rd 4895d 23h /ion/
42 Added cache stub module, plus related test bench ja_rd 4897d 18h /ion/
41 Updated main project doc ja_rd 4897d 18h /ion/
40 pre-generated 'hello' demo updated ja_rd 4897d 18h /ion/
39 Updated main project doc ja_rd 4897d 18h /ion/
38 Minor changes in header comments ja_rd 4897d 19h /ion/
37 functions added to package for standard address decoding ja_rd 4897d 19h /ion/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.