URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 115

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
115	Updated Altera CSV file (pin location file) for DE-1 board (Added 27MHz clock input)	ja_rd	4847d 16h	/ion/trunk/
114	ADDED: 1st version of real cache	ja_rd	4847d 17h	/ion/trunk/
113	Added clock frequency generic to MPU module template (the generics are used by UART submodules)	ja_rd	4847d 18h	/ion/trunk/
112	Updated simulation package for compatibility to new cache	ja_rd	4847d 18h	/ion/trunk/
111	Updated 'hello' code sample: - Longer simulated time for compatibility to new cache	ja_rd	4847d 18h	/ion/trunk/
110	Updated 'opcodes' code sample: - Longer simulated time for compatibility to new cache	ja_rd	4847d 18h	/ion/trunk/
109	Updated memtest code sample: - Initializes I-cache - Tests execution from FLASH - Uses small memory model for faster simulation	ja_rd	4847d 18h	/ion/trunk/
108	Added new 'small' memory map to SW simulator (so that memtest simulations can be shorter)	ja_rd	4847d 18h	/ion/trunk/
107	Adventure demo bootstrap code updated: - typo fixed - added basic I-cache initialization code	ja_rd	4851d 16h	/ion/trunk/
106	SW samples updated: - Added batch files for running the SW simulation	ja_rd	4851d 17h	/ion/trunk/
105	SW simulator updated: - New command line options - New optional memory map - Runs on batch mode - Other features for running uClinux	ja_rd	4851d 18h	/ion/trunk/
104	FIXED typo in last commit for simulation template	ja_rd	4856d 08h	/ion/trunk/
103	ADDED cache control inputs (unused) to dummy cache	ja_rd	4856d 08h	/ion/trunk/
102	ADDED cache control bits to CP0 status register ADDED cache control outputs	ja_rd	4856d 08h	/ion/trunk/
101	FIX: code_rd_vma asserted only after reset is done ADDED cache control bits to CP0 status register ADDED cache control outputs	ja_rd	4856d 08h	/ion/trunk/
100	Obsolete synthesizable template files removed	ja_rd	4880d 18h	/ion/trunk/
99	Obsolete TB template files removed	ja_rd	4880d 18h	/ion/trunk/
98	CPU rd and wr data address buses unified	ja_rd	4880d 18h	/ion/trunk/
97	CPU rd and wr data address buses unified	ja_rd	4880d 18h	/ion/trunk/
96	CPU rd and wr data address buses unified	ja_rd	4880d 18h	/ion/trunk/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 115

Filtering Options