OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 131

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 change to local system-dependent directory path ja_rd 4798d 02h /ion/trunk/
130 typo fix ja_rd 4798d 02h /ion/trunk/
129 updated pregenerated demo ('hello') ja_rd 4798d 02h /ion/trunk/
128 updated precompiled simulation testbench ja_rd 4798d 02h /ion/trunk/
127 added SDRAM verilog simulation model to sim script ja_rd 4798d 02h /ion/trunk/
126 added SDRAM verilog simulation model ja_rd 4798d 02h /ion/trunk/
125 MPU templates now use the real cache by default ja_rd 4798d 02h /ion/trunk/
124 Fixed typo in python script header comment ja_rd 4843d 08h /ion/trunk/
123 Added target to 'hello' makefile for cache-less system simulation ja_rd 4843d 10h /ion/trunk/
122 New simulation template for cache-less system
Meant for debug, simulation only		 ja_rd 4843d 10h /ion/trunk/
121 CPU code reorganized a bit
No new logic, just a few swapped lines and new comments		 ja_rd 4844d 02h /ion/trunk/
120 Updated main package with lots of wait states for all areas ja_rd 4853d 05h /ion/trunk/
119 Updated pre-generated simulation and synthesis demos ja_rd 4853d 05h /ion/trunk/
118 Updates sim scripts to include new cache ja_rd 4853d 05h /ion/trunk/
117 Updated project doc (still not fully up to date) ja_rd 4853d 05h /ion/trunk/
116 Updated demo 'top' file for DE-1 board
- Added reset button debouncing
- Added template for using different clock input
- Uses clock rate generic		 ja_rd 4853d 06h /ion/trunk/
115 Updated Altera CSV file (pin location file) for DE-1 board
(Added 27MHz clock input)		 ja_rd 4853d 08h /ion/trunk/
114 ADDED: 1st version of real cache ja_rd 4853d 08h /ion/trunk/
113 Added clock frequency generic to MPU module template
(the generics are used by UART submodules)		 ja_rd 4853d 09h /ion/trunk/
112 Updated simulation package for compatibility to new cache ja_rd 4853d 09h /ion/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.