URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 41

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
41	Updated main project doc	ja_rd	4897d 22h	/ion/trunk/
40	pre-generated 'hello' demo updated	ja_rd	4897d 22h	/ion/trunk/
39	Updated main project doc	ja_rd	4897d 22h	/ion/trunk/
38	Minor changes in header comments	ja_rd	4897d 23h	/ion/trunk/
37	functions added to package for standard address decoding	ja_rd	4897d 23h	/ion/trunk/
36	pre-generated simulation test bench TB1 updated for compatibility to other changes	ja_rd	4897d 23h	/ion/trunk/
35	CPU mem_wait logic updated to work with cache	ja_rd	4897d 23h	/ion/trunk/
34	default data address moved to 0x80000000 makefiles and readme files updated accordingly	ja_rd	4897d 23h	/ion/trunk/
33	bin2hdl now can initialize 16-bit wide memories	ja_rd	4897d 23h	/ion/trunk/
32	slite: catch 1-instruction endless loops now can run unattended; will stop at the end of main()	ja_rd	4898d 00h	/ion/trunk/
31	Major refactor in slite: supports memory map with more than 1 block indentation made homogeneous unused code removed	ja_rd	4898d 00h	/ion/trunk/
30	Completed decoding of instructions (to prevent side effects of invalid opcodes)	ja_rd	4899d 20h	/ion/trunk/
29	opcode test updated: supports CP0 cause register and traps in delay slots tests that traps abort next instruction in all cases	ja_rd	4899d 21h	/ion/trunk/
28	Core updated: supports CP0 cause register and traps in delay slots traps abort next instruction in all cases (incl. jumps/L/S)	ja_rd	4899d 21h	/ion/trunk/
27	SW simulator updated: now supports CP0 cause register and traps in delay slots	ja_rd	4899d 22h	/ion/trunk/
26	changes in simulation test benches: Simulation length now configurable from the python script Console output logged to file, not to modelsim's window	ja_rd	4900d 02h	/ion/trunk/
25	opcode test: HO and LO registers tested along with mul/div and not separately	ja_rd	4900d 02h	/ion/trunk/
24	changes in simulation test benches: Simulation length now configurable from the python script Console output logged to file, not to modelsim's window	ja_rd	4900d 02h	/ion/trunk/
23	Unimplemented instruction are now trapped (barely tested)	ja_rd	4900d 02h	/ion/trunk/
22	FIXED killer bug in instruction decoder for beq & mfc0 Decoding was incomplete and beq was using wrong ALU input	ja_rd	4900d 23h	/ion/trunk/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 41

Filtering Options