OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file
ja_rd 4893d 05h /ion/trunk/
58 Cleaned up cache stub code ja_rd 4893d 16h /ion/trunk/
57 updated precompiled demo:
single 32-bit BROM instead of 4x8-bit
ja_rd 4893d 18h /ion/trunk/
56 synthesis mpu template updated:
BRAM is now one 32-bit-wide block instead of 4 8-bitters
(it is read only)
python script updated accordingly
ja_rd 4893d 18h /ion/trunk/
55 First version of cache: stub, 1-word cache
(forgot to commit new mpu template file)
ja_rd 4893d 18h /ion/trunk/
54 Doc updated
Cache section (2.7) is still missing
ja_rd 4893d 21h /ion/trunk/
53 SW simulator: Major change in logging code.
Changes are logged now with the address of the instruction that caused them.
These changes make the HW simulation TB's life easier.
ja_rd 4893d 21h /ion/trunk/
52 Sim scripts adapted to recent changes ja_rd 4893d 21h /ion/trunk/
51 Adapted simulation and synth templates for cache module ja_rd 4893d 21h /ion/trunk/
50 New code sample: memtest
Tests external RAM
ja_rd 4893d 21h /ion/trunk/
49 'hello' demo: updated to use new cache module
No longer uses temporary hacks or custom linker script
ja_rd 4893d 21h /ion/trunk/
48 Temporary fix to memory decoding constants ja_rd 4893d 21h /ion/trunk/
47 Pre-generated simulation test benches updated ja_rd 4893d 21h /ion/trunk/
46 First version of cache: stub, 1-word cache
Stub cache tested on simulation and HW, just a stub
Adapted CPU stall logic to 1st version of cache
Adapted all other modules for compatibility with cache
ja_rd 4893d 21h /ion/trunk/
45 Fixed some typos in the main doc ja_rd 4895d 17h /ion/trunk/
44 slite: cleaned up memory allocation/deallocation code ja_rd 4896d 01h /ion/trunk/
43 added comments to dummy 'cache' stub ja_rd 4896d 05h /ion/trunk/
42 Added cache stub module, plus related test bench ja_rd 4898d 00h /ion/trunk/
41 Updated main project doc ja_rd 4898d 00h /ion/trunk/
40 pre-generated 'hello' demo updated ja_rd 4898d 00h /ion/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.