OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] - Rev 117

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 Added clock frequency generic to MPU module template
(the generics are used by UART submodules)		 ja_rd 4948d 09h /ion/trunk/src/
111 Updated 'hello' code sample:
- Longer simulated time for compatibility to new cache		 ja_rd 4948d 09h /ion/trunk/src/
110 Updated 'opcodes' code sample:
- Longer simulated time for compatibility to new cache		 ja_rd 4948d 09h /ion/trunk/src/
109 Updated memtest code sample:
- Initializes I-cache
- Tests execution from FLASH
- Uses small memory model for faster simulation		 ja_rd 4948d 09h /ion/trunk/src/
107 Adventure demo bootstrap code updated:
- typo fixed
- added basic I-cache initialization code		 ja_rd 4952d 07h /ion/trunk/src/
106 SW samples updated:
- Added batch files for running the SW simulation		 ja_rd 4952d 08h /ion/trunk/src/
104 FIXED typo in last commit for simulation template ja_rd 4956d 23h /ion/trunk/src/
102 ADDED cache control bits to CP0 status register
ADDED cache control outputs		 ja_rd 4956d 23h /ion/trunk/src/
100 Obsolete synthesizable template files removed ja_rd 4981d 08h /ion/trunk/src/
99 Obsolete TB template files removed ja_rd 4981d 08h /ion/trunk/src/
97 CPU rd and wr data address buses unified ja_rd 4981d 08h /ion/trunk/src/
92 'hello' demo updated to use new startup files ja_rd 4992d 05h /ion/trunk/src/
91 FIX: startup files can now be used to run from FLASH or BRAM ja_rd 4992d 05h /ion/trunk/src/
90 Added 'Adventure' demo to be run from the DE-1 FLASH ja_rd 4992d 05h /ion/trunk/src/
89 Added startup and utility functions for 'bare metal' applications running from FLASH, plus linker file ja_rd 4992d 05h /ion/trunk/src/
88 Added UART RX interface to MPU template ja_rd 4992d 05h /ion/trunk/src/
87 Added UART RX interface to MPU template ja_rd 4992d 05h /ion/trunk/src/
86 Adapted TB template to use log trigger address ja_rd 4992d 05h /ion/trunk/src/
84 Added 'trigger address' for file logging to both the
vhdl TB and the python script		 ja_rd 4992d 05h /ion/trunk/src/
78 Code sample 'memtest' adapted to test read from flash ja_rd 5002d 02h /ion/trunk/src/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.