OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] - Rev 153

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 Added R3000 compatible support for kernel/user state:
- Implemented KU/IE plus KUp/IEp and KUo/IEo status bits
- Updated startup and test code to account for changes
- Implemented bit DID NOT TEST rfe instruction (not used in code)
- Access to CP0 in user mode triggers 'CpU' trap
- Updated software simulator

Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.
ja_rd 4773d 06h /ion/trunk/src/
150 Bug fix: added missing nop in vacant branch delay slot ja_rd 4774d 04h /ion/trunk/src/
149 changed size of simulated flash in opcodes sample code ja_rd 4774d 04h /ion/trunk/src/
148 Added optional cache support to 'opcodes' test.
Updated simulation length accordingly.
ja_rd 4775d 19h /ion/trunk/src/
146 Added D-Cache setup code to 'adventure' bootstrap code
(redundant since common C startup code already does it but...)
ja_rd 4775d 20h /ion/trunk/src/
144 Added cache setup code to common startup code
Important: the new cache won't work without this
ja_rd 4775d 20h /ion/trunk/src/
143 'adventure' sample by default will log from 0xb0000000
and simulation length is now longer
ja_rd 4777d 10h /ion/trunk/src/
142 'Adventure' bootstrap code now enables the cache
(and runs noticeably faster on DE-1 board)
ja_rd 4777d 10h /ion/trunk/src/
137 Updated TB2 for new cache interface ('unmapped' signal) ja_rd 4778d 04h /ion/trunk/src/
135 Added debug output to synthesizable MPU template. ja_rd 4778d 04h /ion/trunk/src/
131 change to local system-dependent directory path ja_rd 4781d 02h /ion/trunk/src/
130 typo fix ja_rd 4781d 02h /ion/trunk/src/
125 MPU templates now use the real cache by default ja_rd 4781d 02h /ion/trunk/src/
124 Fixed typo in python script header comment ja_rd 4826d 07h /ion/trunk/src/
123 Added target to 'hello' makefile for cache-less system simulation ja_rd 4826d 10h /ion/trunk/src/
122 New simulation template for cache-less system
Meant for debug, simulation only
ja_rd 4826d 10h /ion/trunk/src/
113 Added clock frequency generic to MPU module template
(the generics are used by UART submodules)
ja_rd 4836d 09h /ion/trunk/src/
111 Updated 'hello' code sample:
- Longer simulated time for compatibility to new cache
ja_rd 4836d 09h /ion/trunk/src/
110 Updated 'opcodes' code sample:
- Longer simulated time for compatibility to new cache
ja_rd 4836d 09h /ion/trunk/src/
109 Updated memtest code sample:
- Initializes I-cache
- Tests execution from FLASH
- Uses small memory model for faster simulation
ja_rd 4836d 09h /ion/trunk/src/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.