OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] - Rev 178

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
178 Added FP math support to support library
Uses code lifted from old version of GNU libc, no adaptation needed
NEEDS testing!
ja_rd 4799d 12h /ion/trunk/src/
177 Modified 'Adventure' demo to use new support code ja_rd 4799d 13h /ion/trunk/src/
176 Modified 'hello' to use new support code
NOTE: the 'OPCODE EMULATOR' mentioned below is the TRAP HANDLER
The SW opcode emulation has been working for months
ja_rd 4799d 13h /ion/trunk/src/
175 Updated support library
Removed spurious dependence to accursed '_impure_ptr'
ja_rd 4799d 13h /ion/trunk/src/
174 started to add branch emulation to opcode emulator ja_rd 4799d 13h /ion/trunk/src/
173 New version of support code, still incomplete. ja_rd 4799d 13h /ion/trunk/src/
172 Added new version of support code, still incomplete ja_rd 4801d 03h /ion/trunk/src/
168 Updated 'opcodes' simulation script to NOT use simulated mips32 instructions and trap instead (as the real CPU does) ja_rd 4802d 16h /ion/trunk/src/
167 Updated simulation script for 'hello' sample: now uses function call log.
It is useless in this demo, but it shows how to use it.
ja_rd 4802d 18h /ion/trunk/src/
165 Added (very early draft, very incomplete) reserved opcode trap handler.
Updated opcode tester to test some emulated mips32 opcodes using the trap handler.
ja_rd 4808d 02h /ion/trunk/src/
164 Minor typo fixes in source file ja_rd 4808d 02h /ion/trunk/src/
162 Fixed stupid mistake in headers (date of project) ja_rd 4808d 18h /ion/trunk/src/
161 Added GPL license info to the vhdl headers
This project is becoming respectable :)
ja_rd 4808d 18h /ion/trunk/src/
160 BUG FIX: the cache init code was messing the BSS initialization ja_rd 4809d 20h /ion/trunk/src/
154 fixed log trigger address in hello makefile ja_rd 4811d 22h /ion/trunk/src/
152 Added R3000 compatible support for kernel/user state:
- Implemented KU/IE plus KUp/IEp and KUo/IEo status bits
- Updated startup and test code to account for changes
- Implemented bit DID NOT TEST rfe instruction (not used in code)
- Access to CP0 in user mode triggers 'CpU' trap
- Updated software simulator

Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.
ja_rd 4811d 22h /ion/trunk/src/
150 Bug fix: added missing nop in vacant branch delay slot ja_rd 4812d 20h /ion/trunk/src/
149 changed size of simulated flash in opcodes sample code ja_rd 4812d 20h /ion/trunk/src/
148 Added optional cache support to 'opcodes' test.
Updated simulation length accordingly.
ja_rd 4814d 11h /ion/trunk/src/
146 Added D-Cache setup code to 'adventure' bootstrap code
(redundant since common C startup code already does it but...)
ja_rd 4814d 12h /ion/trunk/src/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.