OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file
ja_rd 4893d 09h /ion/trunk/src/
56 synthesis mpu template updated:
BRAM is now one 32-bit-wide block instead of 4 8-bitters
(it is read only)
python script updated accordingly
ja_rd 4893d 22h /ion/trunk/src/
55 First version of cache: stub, 1-word cache
(forgot to commit new mpu template file)
ja_rd 4893d 22h /ion/trunk/src/
51 Adapted simulation and synth templates for cache module ja_rd 4894d 01h /ion/trunk/src/
50 New code sample: memtest
Tests external RAM
ja_rd 4894d 01h /ion/trunk/src/
49 'hello' demo: updated to use new cache module
No longer uses temporary hacks or custom linker script
ja_rd 4894d 01h /ion/trunk/src/
42 Added cache stub module, plus related test bench ja_rd 4898d 04h /ion/trunk/src/
38 Minor changes in header comments ja_rd 4898d 05h /ion/trunk/src/
34 default data address moved to 0x80000000
makefiles and readme files updated accordingly
ja_rd 4898d 05h /ion/trunk/src/
33 bin2hdl now can initialize 16-bit wide memories ja_rd 4898d 05h /ion/trunk/src/
29 opcode test updated:
supports CP0 cause register and traps in delay slots
tests that traps abort next instruction in all cases
ja_rd 4900d 03h /ion/trunk/src/
26 changes in simulation test benches:
Simulation length now configurable from the python script
Console output logged to file, not to modelsim's window
ja_rd 4900d 08h /ion/trunk/src/
25 opcode test:
HO and LO registers tested along with mul/div and not separately
ja_rd 4900d 08h /ion/trunk/src/
24 changes in simulation test benches:
Simulation length now configurable from the python script
Console output logged to file, not to modelsim's window
ja_rd 4900d 08h /ion/trunk/src/
17 dual-ram-block test bench template updated for new mult module ja_rd 4901d 18h /ion/trunk/src/
14 Opcode test now has mul/div tests enabled by default ja_rd 4901d 19h /ion/trunk/src/
13 single-ram-block test bench template updated for new mult module ja_rd 4901d 19h /ion/trunk/src/
9 Trap handling now works as in the MIPS specs:
EPC points to victim instruction (break/syscall)
Opcode test modified accordingly
ja_rd 4902d 20h /ion/trunk/src/
4 New test for BREAK: abortion of load and jump
Added comment to readme file
ja_rd 4902d 22h /ion/trunk/src/
2 First commit (includes 'hello' demo) ja_rd 4903d 08h /ion/trunk/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.