OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 Added startup and utility functions for 'bare metal' applications running from FLASH, plus linker file ja_rd 4989d 23h /ion/trunk/src/
88 Added UART RX interface to MPU template ja_rd 4989d 23h /ion/trunk/src/
87 Added UART RX interface to MPU template ja_rd 4989d 23h /ion/trunk/src/
86 Adapted TB template to use log trigger address ja_rd 4989d 23h /ion/trunk/src/
84 Added 'trigger address' for file logging to both the
vhdl TB and the python script		 ja_rd 4989d 23h /ion/trunk/src/
78 Code sample 'memtest' adapted to test read from flash ja_rd 4999d 20h /ion/trunk/src/
77 Simulation template now supports simulated flash
Synthesis template adapted to latest cache interface
Python script now supports simulated flash		 ja_rd 4999d 20h /ion/trunk/src/
74 Fixed (harmless) error in simulation template 2 ja_rd 5000d 00h /ion/trunk/src/
67 Deprecated files:
Marked three files as unused, to be removed		 ja_rd 5000d 13h /ion/trunk/src/
66 Code samples:
Updated all code samples to use TB2 template and new memory map		 ja_rd 5000d 13h /ion/trunk/src/
65 Fixed io input mux in MPU template 1 ja_rd 5000d 13h /ion/trunk/src/
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file		 ja_rd 5002d 02h /ion/trunk/src/
56 synthesis mpu template updated:
BRAM is now one 32-bit-wide block instead of 4 8-bitters
(it is read only)
python script updated accordingly		 ja_rd 5002d 15h /ion/trunk/src/
55 First version of cache: stub, 1-word cache
(forgot to commit new mpu template file)		 ja_rd 5002d 16h /ion/trunk/src/
51 Adapted simulation and synth templates for cache module ja_rd 5002d 19h /ion/trunk/src/
50 New code sample: memtest
Tests external RAM		 ja_rd 5002d 19h /ion/trunk/src/
49 'hello' demo: updated to use new cache module
No longer uses temporary hacks or custom linker script		 ja_rd 5002d 19h /ion/trunk/src/
42 Added cache stub module, plus related test bench ja_rd 5006d 21h /ion/trunk/src/
38 Minor changes in header comments ja_rd 5006d 22h /ion/trunk/src/
34 default data address moved to 0x80000000
makefiles and readme files updated accordingly		 ja_rd 5006d 22h /ion/trunk/src/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.